View MDT13P02_1590440.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

MDT13P02 this specification are subject to be change d without notice. any latest information please preview http;//www.mdtic.com.tw p. 2 2007/8 ver. 1.0 1. features the followings are some of the f eatures on the hardware and software : special designed mcu for usb+ps/2 meet low-speed (1.5mbps) usb spec version 1.1 support 1 device address and 3 endpoints working with agilent adns-2610, adns-2620, adns-2051, adns-5020 or pixart pan101b, pan3101 optical mouse sensor fully cmos static design 8-bit data bus on chip eprom size: 2.5 k words internal ram size: 80 bytes 37 single word instructions 14-bit instructions 8-level stacks operating voltage: 4.0 v ~ 5.25 v external oscillator frequenc y: 6-mhz/18-mhz/24-mhz internal operation frequency: 12-mhz addressing modes include direct, indirect and relative addressing modes power-on reset power edge-detector reset sleep mode for power saving 4 interrupt sources: -tmr0 timer -usb endpoint 0 -usb endpoint 1 -usb endpoint 2 tmr0: 8-bit timer 2 types of oscillator can be selected by programming option: xtal standard crystal oscillator hfxt high frequency crystal oscillator on-chip rc oscillator based watchdog timer (wdt) 16 i/o pins with their own independent direction control
MDT13P02 this specification are subject to be change d without notice. any latest information please preview http;//www.mdtic.com.tw p. 3 2007/8 ver. 1.0 2. pin assignment pa6 1 20 pa7 pb5/clko 2 19 pb4/z2 pb5/clko 1 18 pb4/z2 pb6/sclk 3 18 pb3/z1 pb6/sclk 2 17 pb3/z1 pb7/sdio 4 17 pb2/pd pb7/sdio 3 16 pb2/pd pa0/l 5 16 pb1/k5 pa0/l 4 15 pb1/k5 pa1/m 6 15 pb0/k4 pa1/m 5 14 pb0/k4 vss 7 14 pa5/dp/clk vss 6 13 pa5/dp/clk pa2/pwrc 8 13 pa4/dm/data pa2/pwrc 7 12 pa4/dm/data pa3/r 9 12 vdd pa3/r 8 11 vdd osc1 10 11 osc2 osc1 9 10 osc2 pb6/sclk 1 16 pb4/z2 pb7/sdio 2 15 pb3/z1 pa0/l 3 14 pb1/k5 pa1/m 4 13 pb0/k4 vss 5 12 pa5/dp/clk pa2/pwrc 6 11 pa4/dm/data pa3/r 7 10 vdd osc1 8 9 osc2 3. pin function description pin name i/o function description pb0/k4 i/o port b bit 0/button 4/optional internal 80k pull-up resistor pb1/k5 i/o port b bit 1/button 5/optional internal 80k pull-up resistor pb2/pd i/o port b bit 2/pd signal fo r photo sensor/optional internal 80k pull-up resistor pb3/z1 i/o port b bit 3/input for z1 axis/optional internal 30k pull-down resistor mode pb4/z2 i/o port b bit 4/input for z2 axis/optional internal 30k pull-down resistor pb5/clko i/o port b bit 5/oscillation clock output for photo sensor/optional internal 80k pull-up resistor pb6/sclk i/o port b bit 6/serial clock to agilent sensor/optional internal 80k pull-up resistor
MDT13P02 this specification are subject to be change d without notice. any latest information please preview http;//www.mdtic.com.tw p. 4 2007/8 ver. 1.0 pin name i/o function description pb7/sdio i/o port b bit 7/serial data from agilent sensor/optional internal 80k pull-up resistor pa0/l i/o port a bit 0/left button input/internal 80k pull-up resistor pa1/m i/o port a bit 1/middle button input/internal 80k pull-up resistor pa2/pwr_c i/o port a bit 2/power cont rol/internal 80k pull-up/open drain output pa3/r i/o port a bit 3/right button input/internal 80k pull-up resistor pa4/dm/data i/o usb d- or ps/2 data usb mode need 7.5k pull-up resistor to vdd pa5/dp/clk i/o usb d+ or ps/2 clock port a bit 5 for ps2 mode internal 7.5k pull-up resistor pa6 i/o port a bit 6/internal 80k pull-up pa7 i/o port a bit 7/internal 80k pull-up osc1 i oscillator input osc2 o oscillator output vdd power supply vss ground
MDT13P02 this specification are subject to be change d without notice. any latest information please preview http;//www.mdtic.com.tw p. 5 2007/8 ver. 1.0 4. memory map (a) register map address description bank0 00 indirect addressing register 01 tmr0 02 pcl 03 status0 04 msr 05 port a 06 port b 0a pchlat 0b intcon0 25 ep2txc 26 ep0txc 27 ep1txc 28 usbda 29 usbscr 2a ep0rxs 2b intcon1 2c status1 30~67 general purpose register 68~6f usb fifo endpoint2 70~77 usb fifo endpoint0 78~7f usb fifo endpoint1 bank1 01 option 05 cpioa 06 cpiob
MDT13P02 this specification are subject to be change d without notice. any latest information please preview http;//www.mdtic.com.tw p. 6 2007/8 ver. 1.0 (1) iar (indirect addr ess register): r00 addressing this location will use the content of ms r to address data memory (not a physical register) (2) tmr0: r01 (3) pc (program counter): r02, r0a (4) status (status register): r03 bit symbol function 0 c carry bit 1 hc half carry bit 2 z zero bit 3 /pf power down bit 4 /tf wdt timer overflow bit 5 rp0 register bank select bit 0: 00h~7fh (bank0) 1: 80h~ffh (bank1) 7~6 -- general purpose bit (5) msr (memory bank select register): r04 memory bank select register: 0: 00h~7fh (bank0) 1: 80h~ffh (bank1) b7 b6 b5 b4 b3 b2 b1 b0 indirect addressing mode (6) port a: r05 pa7~pa0, porta data register (7) port b: r06 pb7~pb0, portb data register (8) pchlat: r0a write buffer for the upper 4 bits of the program counter
MDT13P02 this specification are subject to be change d without notice. any latest information please preview http;//www.mdtic.com.tw p. 7 2007/8 ver. 1.0 (9) intcon0 (interrupt status register): r0b bit symbol function 1~0 -- read as ?0? 2 t0if set when tmr0 overflows 4~3 -- read as ?0? 5 t0ie 0: disable tmr0 interrupt 1: enable tmr0 interrupt 6 -- read as ?0? 7 gis 0: disable global interrupt 1: enable global interrupt (10) option: r81 bit symbol function 0 ps0 prescaler rate 1 ps1 prescaler rate 2 ps2 prescaler rate 3 psa prescaler assignment bit 6~4 -- read as ?0? 7 /rbpu 0: enable all the pull-up and pull-down resistors on portb 1: disable all the pull-up and pull-down resistors on portb (11) cpioa: r85 porta data direction register 0: output mode/1: input mode (12) cpiob: r86 portb data direction register 0: output mode/1: input mode
MDT13P02 this specification are subject to be change d without notice. any latest information please preview http;//www.mdtic.com.tw p. 8 2007/8 ver. 1.0 usb function registers (13) ep2txc: r25 usb endpoint 2 transmit configuration bit symbol function 0 count0 the number of data bytes to be transmitted during an in packet 1 count1 the number of data bytes to be transmitted during an in packet 2 count2 the number of data bytes to be transmitted during an in packet 3 count3 the number of data bytes to be transmitted during an in packet 4 ep2en enable endpoint 2 5 stall stall bit, bit 5 is cleared when a setup packet is received 6 data 1/0 bit 6 must be set to 0 or 1 to select the data packet toggle state 7 inen this bit is cleared when a ack packet is received (14) ep0txc: r26 usb endpoint 0 transmit configuration bit symbol function 0 count0 the number of data bytes to be transmitted during an in packet 1 count1 the number of data bytes to be transmitted during an in packet 2 count2 the number of data bytes to be transmitted during an in packet 3 count3 the number of data bytes to be transmitted during an in packet 4 err a received data packet error occurred during a setup or out data phase 5 stall stall bit, bit 5 is cleared when a setup packet is received 6 data 1/0 bit 6 must be set to 0 or 1 to select the data packet toggle state 7 inen this bit is cleared when a setup packet is received
MDT13P02 this specification are subject to be change d without notice. any latest information please preview http;//www.mdtic.com.tw p. 9 2007/8 ver. 1.0 (15) ep1txc: r27 usb endpoint 1 transmit configuration bit symbol function 0 count0 the number of data bytes to be transmitted during an in packet 1 count1 the number of data bytes to be transmitted during an in packet 2 count2 the number of data bytes to be transmitted during an in packet 3 count3 the number of data bytes to be transmitted during an in packet 4 ep1en enable endpoint 1 5 stall stall bit, bit 5 is cleared when a setup packet is received 6 data 1/0 bit 6 must be set to 0 or 1 to select the data packet toggle state 7 inen this bit is cleared when a ack packet is received (16) usbda: r28 usb device address bit symbol function 6~0 adr6~0 this is a usb device address register 7 -- read as ?0? (17) usbscr: r29 usb status and control bit symbol function 0 busact busact is set by si e if any usb activity signal is detected. the user porgram should check and clear this bi t periodically to detect any loss of bus activity. writing a ?0? to this bit clear it. writing a ?1? to this bit not set it. 1 force k 0: not forcing 1: force k (d+ high, d - low) 2 force j 0: not forcing 1: force j (d+ low, d - high) 3 staouts 0: disable control read transfer 1: enable control read transfer 4 enouts 0: disable control writer transfer 1: enable control writer transfer 7~5 -- read as ?0?
MDT13P02 this specification are subject to be change d without notice. any latest information please preview http;//www.mdtic.com.tw p. 10 2007/8 ver. 1.0 (18) ep0rxs: r2a usb endpoint 0 receive status bit symbol function 0 setup bit 0 is set to 1 when a setup packet is received 1 out bit 1 is set to 1 when a out packet received 2 in bit 2 is set to 1 when a in packet received 3 data 1/0 data toggle status 4 count0 the number of bytes received in data packet 5 count1 the number of bytes received in data packet 6 count2 the number of bytes received in data packet 7 count3 the number of bytes received in data packet (19) intcon1: r2b interrupt control register1 bit symbol function 0 ep0if endpoin 0 interrupt flag 1 ep1if endpoin 1 interrupt flag 2 ep2if endpoin 2 interrupt flag 3 -- read as ?0? 4 ep0ie endpoint 0 interrupt enable bit, 0: disable/1: enable 5 ep1ie endpoint 1 interrupt enable bit, 0: disable/1: enable 6 ep2ie endpoint 2 interrupt enable bit, 0: disable/1: enable 7 -- read as ?0? (20) status1: r2c status register1 bit symbol function 0 ps2clk ps2 clk pull-up, 0: disable/1: enable 1 pb5/clko 0: pb5/1: clko 2 usbps2 0: usb mode/1: ps2 mode 3 suspend 0: normal mode/1: sleep mode 4 por power on reset 5 usbr usb reset 7~6 -- read as ?0?
MDT13P02 this specification are subject to be change d without notice. any latest information please preview http;//www.mdtic.com.tw p. 11 2007/8 ver. 1.0 (b) program memory address description 000-9ff program memory 000 reset vector 004 interrupt vector 5. special funtion register summary addr name bit7 bit6 bit5 bi t4 bit3 bit2 bit1 bit0 por other reset 00h iar addressing this location will use t he content of msr to address data memory 0000 0000 0000 0000 01h tmr0 timer0 registe xxxx xxxx uuuu uuuu 02h pcl program counter?s low byte 0000 0000 0000 0000 03h statu s rp0 /to /pd z dc c --01 1xxx --q quuu 04h msr indirect data me mory address register xxxx xxxx uuuu uuuu 05h porta pa7 pa6 pa5 pa4 pa3 pa2 pa1 pa0 xxxx xxxx uuuu uuuu 06h portb pb7 pb6 pb5 pb4 pb3 pb2 pb1 pb0 xxxx xxxx uuuu uuuu 0ah pch pch3 pch2 pch1 pch0 ---- 0000 ---- 0000 0bh intcon 0 gie t0ie t0if 0-0- -0-- 0-0- -0-- 25h ep2tx c inen data1/ 0 stall en2en count 3 count 2 count 1 count 0 0000 0000 0000 0000 26h ep0tx c inen data1/ 0 stall err count 3 count 2 count 1 count 0 0000 0000 0000 0000 27h ep1tx c inen data1/ 0 stall ep1en count 3 count 2 count 1 count 0 0000 0000 0000 0000 28h usbda adr6 adr5 adr4 a dr3 adr2 adr1 adr0 0000 0000 0000 0000
MDT13P02 this specification are subject to be change d without notice. any latest information please preview http;//www.mdtic.com.tw p. 12 2007/8 ver. 1.0 addr name bit7 bit6 bit5 bi t4 bit3 bit2 bit1 bit0 por other reset 29h usbsc r enout s staou ts force j force k busac t ---0 0000 ---0 0000 2ah ep0rx s count 3 count 2 count 1 count 0 data1/ 0 in out setup 0000 0000 0000 0000 2bh intcon 1 ep2ie ep1ie ep0ie ep2if ep1if ep0if -000 -000 -000 -000 2ch statu s1 usbr por suspe d usb/ps 2 pb5/cl ko ps2 clk --01 0100 --01 0uuu 81h option /rbpu psa ps2 ps1 ps0 1--- 1111 1--- 1111 85h cpioa cpioa 7 cpioa 6 cpioa 5 cpioa 4 cpioa 3 cpioa 2 cpioa 1 cpioa 0 1111 1111 uuuu uuuu 86h cpiob cpiob 7 cpiob 6 cpiob 5 cpiob 4 cpiob 3 cpiob 2 cpiob 1 cpiob 0 1111 1111 uuuu uuuu note: u=unchanged, x=unknown, -= unimplemented, read as ?0? q=value depends on the condition of the following table status0 bits their significance /to /pd condition 1 1 power on reset 0 1 wdt reset 0 0 wdt wake_up u u usb reset durning normal operation 1 0 interrupt wake_up from sleep reset conditon for special register condition porgram counter status0 register power on reset 000h --01 1xxx usb reset durning normal operation 000h --0u uuuu wdt reset 000h --00 1uuu wdt wake_up pc+1 --u0 0uuu interrupt wake_up from sleep pc+1 uuu1 0uuu x=unknown, u=unchanged, q=value depends on c ondtion, -=unimplemented,read as ?0?
MDT13P02 this specification are subject to be change d without notice. any latest information please preview http;//www.mdtic.com.tw p. 13 2007/8 ver. 1.0 6. instruction set instruction code mnemonic operands function operating status 010000 00000000 nop no operation none 010000 00000001 clrwt clear watchdog timer 0 wt tf, pf 010000 00000010 sleep sleep mode 0 wt, stop osc tf, pf 010000 00000011 tmode load w to tmode register w tmode none 010000 00000100 ret return from subroutine stack pc none 010000 00000rrr cpio r control i/o port register w cpio r none 010001 1rrrrrrr stwr r store w to register w r none 011000 trrrrrrr ldr r, t load register r t z 111010 iiiiiiii ldwi i load immediate to w i w none 010111 trrrrrrr swapr r, t swap halves register [r(0~3) ? r(4~7)] t none 011001 trrrrrrr incr r, t increment register r + 1 t z 011010 trrrrrrr incrsz r, t increment register, skip if zero r + 1 t none 011011 trrrrrrr addwr r, t add w and register w + r t c, hc, z 011100 trrrrrrr subwr r, t subtract w from register r w t or (r+/w+1 t) c, hc, z 011101 trrrrrrr decr r, t decrement register r 1 t z 011110 trrrrrrr decrsz r, t decrement register, skip if zero r 1 t none 010010 trrrrrrr andwr r, t and w and register r w t z 110100 iiiiiiii andwi i and w and immediate i w w z 010011 trrrrrrr iorwr r, t inclu. or w and register r w t z 110101 iiiiiiii iorwi i inclu. or w and immediate i w w z 010100 trrrrrrr xorwr r, t exclu. or w and register r ? w t z 110110 iiiiiiii xorwi i exclu. or w and immediate i ? w w z 011111 trrrrrrr comr r, t complement register /r t z 010110 trrrrrrr rrr r, t rotate right register r(n) r(n-1), c r(7), r(0) c c 010101 trrrrrrr rlr r, t rotate left register r(n) r(n+1), c r(0), r(7) c c 010000 1xxxxxxx clrw clear working register 0 w z 010001 0rrrrrrr clrr r clear register 0 r z 0000bb brrrrrrr bcr r, b bit clear 0 r(b) none 0010bb brrrrrrr bsr r, b bit set 1 r(b) none 0001bb brrrrrrr btsc r, b bit test, skip if clear skip if r(b)=0 none 0011bb brrrrrrr btss r, b bit test, skip if set skip if r(b)=1 none
MDT13P02 this specification are subject to be change d without notice. any latest information please preview http;//www.mdtic.com.tw p. 14 2007/8 ver. 1.0 instruction code mnemonic operands function operating status 100nnn nnnnnnnn lcall n long call subroutine n pc, pc+1 stack none 101nnn nnnnnnnn ljump n long jump to address n pc none 110111 iiiiiiii addwi i add immediate to w w+i w c,hc,z 110001 iiiiiiii rtwi i return, place immediate to w stack pc,i w none 111000 iiiiiiii subwi i subtract w from immediate i-w w c,hc,z 010000 00001001 rtfi reture from interrupt stack pc,1 gis none note : w : working register b : bit position wt : watchdog timer t : target tmode : tmode mode register 0 : working register cpio : control i/o port register 1 : general register tf : timer overflow flag r : general register address pf : power loss flag c : carry flag pc : program counter hc : half carry osc : oscillator z : zero flag inclu. : inclusive ? ? / : complement exclu. : exclusive ? ? ? x : don?t care and : logic and ? ? i : immediate data ( 8 bits ) n : immediate address
MDT13P02 this specification are subject to be change d without notice. any latest information please preview http;//www.mdtic.com.tw p. 15 2007/8 ver. 1.0 9. application circuit vcc y2 24mhz r1 100k r2 r d1 hlmp r5 1k r7 33 r3 1k q1 2n3906 c5 22p + c4 2.2u + c1 10u c7 0.1u c6 22p q2 2n3906 r10 10k r9 10k j1 header 4 1 2 3 4 + c2 4.7u c3 0.1u u2 adns-2610/2620 1 2 3 4 5 6 7 8 osci osco sdio sck led gnd vdd refa s5 s4 r8 33 jp2 jp3 y1 24mhz jp1 r4 10k r6 7.5k jp4 u1 usb_mouse 5 6 7 8 9 1 2 3 4 18 15 14 10 17 12 11 13 16 m vss pwrc r osc1 clko sclk sdio l z2 k5 k4 osc2 z1 d-/data vdd d+/clk pd s2 s1 s3 ed80 option table z axis divided by 2 z axis divided by 4 400 dpi 800 dpi r10 r9 install install remove remove sensor in normal position sensor rotates 90 degree clockwise r4 install remove 2d mouse 3d/3key mouse 3d/5key mouse install install remove remove remove install jp2 jp3 note : remove s4 and s5 for 2d and 3d/3key mouse. mechanical scrolling wheel note : remove y1 if jp1 installed. install jp4 if jp1 removed.

▲Up To Search▲

Price & Availability of MDT13P02

	To Download MDT13P02 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .